

### **Memec Mini-Module Specification (version 0.5)**

### **FEATURES**

- Complete FPGA System-on-a-module
- Supports FPGA-based embedded processors
  - Xilinx PowerPC (Virtex-4 only)
  - Xilinx MicroBlaze (Virtex and Spartan families)
- Ethernet interface with RJ45 connector
- RAM
- Flash memory
- 76 user defined I/O signal pins
- FPGA non-volatile configuration code storage
- Small form factor (30 mm x 65.5 mm / 1.2" x 2.6")
- Single ended and differential signaling support
- On-board clock source

#### **APPLICATIONS**

- MicroBlaze and/or PowerPC based systems
- Embedded controller
- Industrial controller
- Internet appliance
- Communications processing
- Prototyping and low-volume production systems

### DESCRIPTION

The Memec Mini-Module is a complete FPGA system-on-a-module, ideal for embedded processor applications and general programmable systems applications. The Mini-Module is a small plug-in board, containing a Xilinx FPGA, configuration memory, RAM, parallel Flash memory, an Ethernet port, a clock source and a user LED. The module provides 76 user definable IO pins through the 2x32 pin headers along each side of the circuit board. The module connects via a socket or thru-hole mounting to a baseboard, which provides the various module power requirements, JTAG interfaces, some status and control, and any user application circuitry. The module integrates all fine pitch components required for most systems, thus simplifying the design of the baseboard and lowering the over-all system cost.

This document provides the general Mini-Module specifications that are common to all Mini-Modules. The detail of each module's unique functionality is provided in the respective Mini-Module User Guide.




# **ORDERING INFORMATION**

PRODUCT		ORDERING NUMBER
Spartan-3 Mini-Module		DS-KIT-3S400MM1
✓	3S400-FT256 FPGA	
✓	256k x 32 IDT SRAM	
✓	1M x 16 Atmel Flash	
✓	10/100 SMSC MAC/PHY	
✓	CPLD/Serial Data Flash FPGA code storage	
Virtex-4 FX12 Mini-Module		DS-KIT-FX12MM1
✓	4VFX12-SF363 FPGA	
✓	32M x 16 DDR SDRAM	
✓	2M x 16 Atmel Flash	
✓	10/100/1000 Broadcom PHY	
✓	Platform Flash PROM FPGA code storage	



### **BLOCK DIAGRAM**





# **PIN CONFIGURATION**

1 2 J1		1	
6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 2	J1 J2	1 2
6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	3 4		3 4
7 8 9 9 10 11 12 13 14 15 15 16 18 19 20 21 22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	5 6		5 6
9 (1) (1) (2) (1) (4) (1) (1) (2) (1) (4) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1	7 8		
11 (12   13 (14   15) (16   17) (18   19) (20   14) (20	9 10		
33 (4)   (15) (6)   (7) (8)   (9) (22)   (22) (23) (24)   (23) (24)   (25) (28)   (27) (28)   (29) (29) (29)   (27) (28)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29)   (29) (29) (29) (29) (29) (29) (29) (29)	11 12		
15   16   17   18   19   20   21   22   23   24   25   26   27   28   29   30   21   32   23   24   25   26   27   28   29   30   29   30   31   32   33   34   33   34   33   34   33   34   33   34   33   34   33   34	13 (14)		13 (14)
17       18         19       20         21       22         23       24         25       26         27       28         29       30         31       32         33       34         35       36         37       38         39       40         41       42         43       44         45       46         47       48         49       50         55       55         55       55         57       58         59       60         65       65         65       65         65       65	15 (16)		15 (16)
19 20			17 18
21       22         23       24         25       26         27       28         29       30         31       32         33       34         35       36         37       38         39       40         41       42         43       44         45       46         47       48         49       50         55       56         55       56         57       58         59       60         61       62	19 20		(19) (20)
(23) (24) (25) (26) (25) (26) (27) (28) (29) (30) (29) (30) (31) (32) (33) (34) (33) (34) (33) (34) (33) (34) (35) (36) (37) (38) (39) (40) (41) (42) (43) (44) (45) (46) (47) (48) (49) (50) (51) (52) (53) (54) (55) (56) (57) (58) (55) (56) (57) (58) (59) (60) (61) (62) (61) (62)	21 22		21 22
25 26   25 26   27 28   29 30   29 30   29 30   31 32   33 34   33 34   33 34   33 34   33 34   33 34   33 34   33 34   33 34   33 38   39 40   41 42   43 44   45 46   47 48   49 50   51 52   51 52   55 56   55 56   57 58   55 56   57 58   59 60   61 62   61 62	23 24		23 24
27       28         29       30         31       32         33       34         35       36         37       38         39       40         41       42         43       44         45       46         47       48         49       50         55       55         57       58         59       60         61       62	25 26		
31       32         33       34         33       34         35       36         37       38         39       40         41       42         43       44         45       46         47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	27 28		
31       32         33       34         33       34         35       36         37       38         39       40         41       42         43       44         45       46         47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	29 30		29 30
33       34         33       34         35       36         37       38         39       40         41       42         43       44         45       46         47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	31 32		
37   38   39   40   41   42   43   44   45   46   47   48   49   50   51   52   53   54   55   56   57   58   59   60   61   62   62	33 34		
39       40         41       42         43       44         45       46         47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	35 36		35 36
41) 42       41) 42         43) 44)       43) 44)         45) 46)       45) 46)         47) 48)       49) 50)         51) 52)       51) 52)         53) 54)       55) 56)         57) 58)       57) 58)         69) 60)       61) 62	37 38		
43       44         45       46         47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	39 40		39 40
45       46         47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	41 42		41 42
47       48         49       50         51       52         53       54         55       56         57       58         59       60         61       62	43 44		43 44
49       50         51       52         53       54         55       56         57       58         59       60         61       62	45 46		
(51)       (52)         (53)       (54)         (55)       (56)         (57)       (58)         (59)       (60)         (61)       (62)	47 48		47 48
\$\begin{array}{cccccccccccccccccccccccccccccccccccc	49 50		49 50
(55)     (56)       (57)     (58)       (59)     (60)       (61)     (62)	51 52		51 52
57     58       59     60       61     62			
(9)     (6)       (61)     (62)			
(6) (2)	57 58		1 1
	59 60		59 60
63 64	61 62		
	63 64		63 64

TOP VIEW



# PIN ASSIGNMENTS (J1)

Pin#	Туре	Direction	Signal Name	Description	
J1-1	KEY	-	KEY	Connector keying (no pin)	
J1-2	POWER	-	VCCINT	FPGA core voltage supply	
J1-3	POWER	-	VCCINT	FPGA core voltage supply	
J1-4	POWER	-	VCCINT	FPGA core voltage supply	
J1-5	POWER	-	GND	Ground	
J1-6	POWER	-	GND	Ground	
J1-7	MDF	(1)	MDF1	Module Defined Function 1	
J1-8	MDF	(1)	MDF2	Module Defined Function 2	
J1-9	MDF	(1)	MDF3	Module Defined Function 3	
J1-10	MDF	(1)	MDF4	Module Defined Function 4	
J1-11	POWER	-	GND	Ground	
J1-12	POWER	-	GND	Ground	
J1-13	CONF	OUT	DONE	FPGA DONE signal	
J1-14	MDF	(1)	MDF5	Module Defined Function 5	
J1-15	POWER	-	GND	Ground	
J1-16	POWER	-	GND	Ground	
J1-17	POWER	-	2.5V	2.5V	
J1-18	POWER	- IN/OUT	2.5V	2.5V	
J1-19	SE SE	IN/OUT	IO_1_00	User definable single-ended signal	
J1-20 J1-21	SE SE	IN/OUT	IO_1_01 IO 1 02	User definable single-ended signal User definable single-ended signal	
J1-21	SE SE	IN/OUT	IO_1_02 IO 1 03	User definable single-ended signal	
J1-22	POWER	-	2.5V	2.5V	
J1-24	POWER	-	2.5V	2.5V	
J1-25	POWER	-	GND	Ground	
J1-26	POWER	-	GND	Ground	
J1-27	SE/DIFF	IN/OUT	IO 1 04 1P	User definable signal	
J1-28	SE/DIFF	IN/OUT	IO 1 05 1N	User definable signal	
J1-29	SE/DIFF	IN/OUT	IO 1 06 2P	User definable signal	
J1-30	SE/DIFF	IN/OUT	IO 1 07 2N	User definable signal	
J1-31	SE/DIFF	IN/OUT	IO 1 08 3P	User definable signal	
J1-32	SE/DIFF	IN/OUT	IO 1 09 3N	User definable signal	
J1-33	SE/DIFF	IN/OUT	IO 1 10 4P	User definable signal	
J1-34	SE/DIFF	IN/OUT	IO_1_11_4N	User definable signal	
J1-35	SE/DIFF	IN/OUT	IO_1_12_5P	User definable signal	
J1-36	SE/DIFF	IN/OUT	IO_1_13_5N	User definable signal	
J1-37	SE/DIFF	IN/OUT	IO_1_14_6P	User definable signal	
J1-38	SE/DIFF	IN/OUT	IO_1_15_6N	User definable signal	
J1-39	SE/DIFF	IN/OUT	IO_1_16_7P	User definable signal	
J1-40	SE/DIFF	IN/OUT	IO_1_17_7N	User definable signal	
J1-41	SE/DIFF	IN/OUT	IO_1_18_8P	User definable signal	
J1-42	SE/DIFF	IN/OUT	IO_1_19_8N	User definable signal	
J1-43	POWER	-	GND	Ground	
J1-44	POWER SE/DIFF/DCLK	- INI	GND L 1 20 CLKB	Ground	
J1-45		IN IN	I_1_20_CLKP	User clock input User clock input	
J1-46 J1-47	SE/DIFF/DCLK POWER	IIN -	I_1_21_CLKN VCCO1	J1 signal level voltage (2.5V or 3.3V)	
J1-47 J1-48	POWER	<del>-</del>	VCCO1	J1 signal level voltage (2.5V or 3.3V)  J1 signal level voltage (2.5V or 3.3V)	
J1-46 J1-49	SE/DIFF	IN/OUT	IO 1 22 9P	User definable signal	
J1-49	SE/DIFF	IN/OUT	IO 1 23 9N	User definable signal	
J1-51	SE/DIFF	IN/OUT	IO 1 24 10P	User definable signal	
J1-52	SE/DIFF	IN/OUT	IO 1 25 10N	User definable signal	
J1-53	SE/DIFF	IN/OUT	IO 1 26 11P	User definable signal	
J1-54	SE/DIFF	IN/OUT	IO 1 27 11N	User definable signal	
J1-55	SE/DIFF	IN/OUT	IO_1_28_12P	User definable signal	
J1-56	SE/DIFF	IN/OUT	IO 1 29 12N	User definable signal	
J1-57	SE/DIFF	IN/OUT	IO 1 30 13P	User definable signal	
J1-58	SE/DIFF	IN/OUT	IO 1 31 13N	User definable signal	
J1-59	SE/DIFF	IN/OUT	IO_1_32_14P	User definable signal	
J1-60	SE/DIFF	IN/OUT	IO_1_33_14N	User definable signal	
J1-61	SE/DIFF	IN/OUT	IO_1_34_15P	User definable signal	
J1-62	SE/DIFF	IN/OUT	IO_1_35_15N	User definable signal	
J1-63	SE/DIFF	IN/OUT	IO_1_36_16P	User definable signal	
J1-64	SE/DIFF	IN/OUT	IO 1 37 16N	User definable signal	

<sup>(1)</sup> - The direction of this pin is dependent on the module function



# PIN ASSIGNMENTS (J2)

Pin#	Туре	Direction	Signal Name	Description
J2-1	KEY	-	KEY	Connector keying (no pin)
J2-2	POWER	-	VCCAUX	FPGA auxiliary voltage supply
J2-3	POWER	-	VCCAUX	FPGA auxiliary voltage supply
J2-4	POWER	-	VCCAUX	FPGA auxiliary voltage supply
J2-5	POWER	-	GND	Ground
J2-6	POWER	-	GND	Ground
J2-7	JTAG	IN	TMS	Primary JTAG TEST MODE SELECT
J2-8	JTAG	OUT	TCK	Primary JTAG TEST CLOCK
J2-9	JTAG	IN	TDI	Primary JTAG TEST DATA IN
J2-10	JTAG	IN	TDO	Primary JTAG TEST DATA OUT
J2-11	POWER	-	GND	Ground
J2-12	POWER	-	GND	Ground
J2-13	MDF	(1)	MDF6	Module Defined Function 6
J2-14	CONF	IN	PROGRAM	FPGA program signal
J2-15	POWER	-	GND	Ground
J2-16	POWER	-	GND	Ground
J2-17	POWER	-	3.3V	3.3V
J2-18	POWER	-	3.3V	3.3V
J2-19	SE	IN/OUT	IO_2_00	User definable single-ended signal
J2-20	SE	IN/OUT	IO_2_01	User definable single-ended signal
J2-21	POWER	-	3.3V	3.3V
J2-22	POWER	-	3.3V	3.3V
J2-23	POWER	-	GND	Ground
J2-24	POWER	-	GND	Ground
J2-25	SE	IN/OUT	IO_2_02	User definable single-ended signal
J2-26	SE	IN/OUT	IO_2_03	User definable single-ended signal
J2-27	SE	IN/OUT	IO_2_04	User definable single-ended signal
J2-28	SE	IN/OUT	IO_2_05	User definable single-ended signal
J2-29	SE	IN/OUT	IO_2_06	User definable single-ended signal
J2-30	SE	IN/OUT	IO_2_07	User definable single-ended signal
J2-31	SE	IN/OUT	IO_2_08	User definable single-ended signal
J2-32	SE	IN/OUT	IO_2_09	User definable single-ended signal
J2-33	SE	IN/OUT	IO_2_10	User definable single-ended signal
J2-34	SE	IN/OUT	IO_2_11	User definable single-ended signal
J2-35	SE	IN/OUT	IO_2_12	User definable single-ended signal
J2-36	SE	IN/OUT	IO_2_13	User definable single-ended signal
J2-37	SE	IN/OUT	IO_2_14	User definable single-ended signal
J2-38	SE	IN/OUT	IO_2_15	User definable single-ended signal
J2-39	SE	IN/OUT	IO_2_16	User definable single-ended signal
J2-40	SE	IN/OUT	IO_2_17	User definable single-ended signal
J2-41	POWER	-	GND	Ground
J2-42	POWER	- INVOLUT	GND	Ground
J2-43	SE/CLK	IN/OUT	IO_2_18_CLK0	User definable signal
J2-44	SE/CLK	IN/OUT	IO_2_19_CLK1	User definable signal
J2-45	SE/DIFF/DCLK	IN	1_2_20_CLKP	User definable signal, clock input
J2-46	SE/DIFF/DCLK	IN	I_2_21_CLKN	User definable signal, clock input
J2-47	POWER	-	VCCO2	J2 signal level voltage (2.5V or 3.3V)
J2-48	POWER	- IN/OUT	VCCO2	J2 signal level voltage (2.5V or 3.3V)
J2-49	SE SE	IN/OUT	IO_2_22	User definable single-ended signal
J2-50	SE SE	IN/OUT	IO_2_23	User definable single-ended signal
J2-51	SE SE	IN/OUT	IO_2_24	User definable single-ended signal User definable single-ended signal
J2-52 J2-53	SE SE	IN/OUT IN/OUT	IO_2_25 IO 2 26	User definable single-ended signal  User definable single-ended signal
		IN/OUT		
J2-54 J2-55	SE SE	IN/OUT	IO_2_27 IO 2 28	User definable single-ended signal User definable single-ended signal
		IN/OUT	IO_2_28 IO 2 29	User definable single-ended signal  User definable single-ended signal
J2-56 J2-57	SE SE	IN/OUT	IO 2 30	User definable single-ended signal  User definable single-ended signal
J2-57 J2-58	SE SE	IN/OUT	IO_2_30 IO_2_31	
J2-58 J2-59	SE SE	IN/OUT	IO_2_31	User definable single-ended signal User definable single-ended signal
	SE SE	IN/OUT		User definable single-ended signal
J2-60 J2-61	SE SE	IN/OUT	IO_2_33 IO_2_34	User definable single-ended signal  User definable single-ended signal
J2-61 J2-62	SE SE	IN/OUT	IO_2_34 IO_2_35	User definable single-ended signal
J2-62 J2-63	SE SE	IN/OUT	IO_2_36	User definable single-ended signal
J2-63 J2-64	SE SE	IN/OUT	IO_2_36	User definable single-ended signal
JZ-04	3E	IIV/OUT	10_2_3/	Oser delinable single-ended signal

<sup>(1) -</sup> The direction of this pin is dependent on the module function



### SIGNAL NAME DESCRIPTION

The following defines the user signal naming convention of the Mini-Modules:

```
PINTYPE BANK SE SIGNAL# [ CLOCK OR LVDS SIGNAL ]

| CLKn FOR SINGLE-ENDED CLOCK CAPABLE CLKP FOR DIFFERENTIAL CLOCK CAPABLE (POSITIVE LINE)
| CLKN FOR SINGLE-ENDED CLOCK CAPABLE (NEGATIVE LINE)
| CLKN FOR SINGLE-ENDED CLOCK CAPABLE (NEGATIVE LINE)
| nnP FOR LVDS CAPABLE SIGNAL (POSITIVE LINE)
| nnN FOR LVDS CAPABLE SIGNAL (NEGATIVE LINE)
| nn = SINGLE-ENDED SIGNAL NUMBER
| 1 = SIGNAL IS ON J1
| 2 = SIGNAL IS ON J2
| I = INPUT
| O = OUTPUT
| I = BIDIRECTIONAL
```

#### **EXAMPLE #1**

IO\_2\_18\_CLK0 is a user I/O signal located on J2. It can be defined as a single-ended user I/O (i.e. number 18), but can also be used as a clock input to the FPGA since it is connected to a global clock pin on the FPGA. The 2.5V or 3.3V voltage level for this pin is defined by the value of the VCCO pins on J2.

#### **EXAMPLE #2**

IO\_1\_04\_1P is a user I/O signal located on J1. It can be defined as a single-ended user I/O (i.e. number 4), or as an LVDS signal (i.e. the P-side of LVDS pair #1).



### **DETAILED SIGNAL DESCRIPTIONS**

### **POWER**

VCCINT -

VCCAUX -

VCCO1/2 -

2.5V -

3.3V -

GND -

### **PRIMARY JTAG**

TMS -

TCK -

TDI -

TDO -

#### **MODULE DEFINED FUNCTION**

MDF1

MDF2

MDF3

MDF4

MDF5

MDF6

### **CONFIGURATION**

DONE -

PROGRAM -

### **USER DEFINABLE SIGNALS**

SE -DIFF -

CLK -



### **ABSOLUTE MAXIMUM RATINGS**

Parameter	RANGE	UNITS	
		V	
		mA	


### **RECOMMENDED OPERATING CONDITIONS**


Parameter		MINIMUM	TYPICAL	MAXIMUM	UNITS
VINT	Spartan-3				V
	Virtex-4				V
VAUX					V
2.5V					V
3.3V					
VCCO1/2	2.5V				V
	3.3V				V
VINT	Spartan-3				mA
	Virtex-4				mA
VAUX					mA
2.5V					mA
3.3V					mA
VCCO1/2	2.5V				mA
	3.3V				mA

### **ELECTRICAL CHARACTERISTICS**



### **MODULE DIMENSIONS**






END VIEW



## **MODULE MOUNTING**



SIDE VIEW